The thermal stability and electrical characteristics of HfTaO gate dielectric with polycrystalline-silicon gate have been investigated. The incorporation of Ta into HfO 2 enhances the crystallization temperature of film dramatically. Transmission electron microscopy micrographs confirm that HfTaO with 43% Ta film remains amorphous even after activation annealing at 950°C for 30 s, and the formation of low-interfacial layer is observably reduced. The capacitancevoltage curve of metal-oxide-semiconductor capacitor using HfTaO gate dielectric fits well with simulated curve, indicating good interface property between HfTaO and substrate. In addition, the boron penetration behaviors of HfTaO As complementary metal-oxide-semiconductor (MOS) devices continuously scale down to reach the 0.1 m era, high-gate dielectrics are being investigated to replace conventional SiO 2 and SiON gate dielectrics.
1 Among many candidates of the high-materials, HfO 2 has been highlighted due to its high dielectric constant ͑ϳ25͒, relatively wide band gap ͑ϳ5.8 eV͒, and calculated thermal stability in contact with Si. 2 However, HfO 2 crystallizes at temperatures below 500°C. Grain boundaries in crystallized gate dielectric can be the fast paths for oxygen and dopant diffusion into the gate dielectric and even to the channel region in the silicon substrate, causing low-interfacial layer growth, electrical instability, and defect generation. 3 To increase the crystallization temperature, silicon, aluminum, and nitrogen have been incorporated into HfO 2 films to form HfSiO, 4, 5 HfAlO, 6, 7 and their nitride. 8, 9 All of these materials exhibit a high crystallization temperature and good thermal stability in contact with Si to withstand the conventional activation annealing at 900-1000°C. Unfortunately, the dielectric constants of these materials are significantly degraded due to the incorporated low dielectric constant SiO 2 or Al 2 O 3 ( ϳ 3.9 for SiO 2 and ϳ 9 for Al 2 O 3 ). 10 The degradation of dielectric constant compromises the benefit of high-gate dielectrics.
In this letter, both n-type and p-type MOS capacitors using ultrathin HfTaO gate dielectric with equivalent oxide thickness (EOT) of 15 Å have been investigated. Results show that the incorporation of 43% Ta significantly increases the crystallization temperature of HfO 2 up to 1000°C. The degradation of dielectric constant is also avoided due to the high dielectric constant of Ta 2 O 5 ͑ ϳ 26͒. 10 Since the HfTaO with 43% Ta film remains amorphous after activation annealing at 950°C for 30 s, remarkable suppression of low-interfacial layer growth and boron penetration were achieved.
The n + polycrystalline-silicon/high-/ p-Si and p + polycrystalline-silicon (poly-Si)/high-/ n-Si MOS capacitors were fabricated on 6 in. Si (100) wafers with a resistivity of 10 ohm cm. After active area definition, standard pregate clean with diluted hydrofluoric-last processes were performed. In order to inhibit the formation of a low-interfacial layer during deposition and high-temperature annealing, surface nitridation treatment in NH 3 ambient was done at 700°C for 10 s. HfO 2 and HfTaO with two different Ta composition films were deposited using reactive cosputtering technique at room temperature, and the composition of Ta was controlled by the ratio of applied power between Hf and Ta targets. Post-deposition annealing (PDA) in N 2 ambient was followed by rapid thermal annealing (RTA) at 700°C for 40 s to form high-quality high-layer. Author to whom correspondence should be addressed; electronic mail: elezhucx@nus.edu.sg (850-1000°C, 30 s). Sintering was done at 420°C in forming gas ambient for 30 min after back side Al deposition.
The compositions of HfTaO with 29% and 43% Ta (refer to Hf 0.71 Ta 0.29 O x and Hf 0.57 Ta 0.43 O y ) were determined by x-ray photoelectron spectroscopy. Thick films ͑ϳ40 nm͒ annealed at various temperature were prepared for x-ray diffraction (XRD) measurement to investigate the crystallinity of all the films. Electrical characteristics of the MOS capacitors with an electrode area of 2.5ϫ 10 −5 cm 2 were measured using a HP4284A LCR meter and HP4156A. The EOT and flat-band voltage values were extracted using QuantumMechanical capacitance-voltage ͑C -V͒ simulator program (published by UC Berkeley Device Group), taking into account the poly-Si depletion and quantum-mechanical effects. Figure 1 shows the XRD spectra for HfO 2 , HfTaO with 29% Ta, HfTaO with 43% Ta, and Ta 2 O 5 as a function of annealing temperatures. The films under examination are of the similar physical thickness ͑ϳ40 nm͒. Except for the asdeposited films, all samples were annealed under the specified temperature by either RTA or furnace annealing (below 600°C) in N 2 ambient. The annealing times are 30 s for RTA and 30 min for furnace annealing. According to the XRD spectra, the crystallization temperatures of HfO 2 The high-resolution transmission electron microscopy (TEM) micrographs of HfO 2 and HfTaO with 43% Ta after PDA at 700°C for 40 s and activation annealing at 950°C for 30 s are shown in Fig. 2 . The TEM pictures confirm that the HfO 2 film is fully crystallized whereas the HfTaO with 43% Ta film remains amorphous after such annealing. Before annealing, the physical thicknesses of as-deposited HfO 2 and 43% Ta HfTaO (measured by ellipsometer) are 54.7 and 51.4 Å respectively. After annealing, the physical thicknesses of HfO 2 and HfTaO with 43% Ta films (measured from TEM images) are 41.6 and 37.5 Å, respectively. From the TEM images, the interfacial layers of HfO 2 and 43% Ta HfTaO samples are 18.5 and 12.1 Å, respectively. HfTaO with 43% Ta film provides a thinner low-interfacial layer compared to HfO 2 . This is attributed to the fact that 43% Ta HfTaO remains amorphous after device fabrication. The amorphous layer can effectively block oxygen diffusion through the grain boundaries to form low-interfacial layer during high-temperature annealing.
The C -V characteristic of n + poly-Si/ HfTaO ͑43% Ta͒ / p-Si MOS capacitor with EOT of 15 Å is shown in Fig. 3 . The simulated curve with poly-Si depletion and quantum-mechanical corrections is indicated by solid symbols. As shown in this figure, the measured C -V curve fits well to the simulated curve, which indicates good interface property between HfTaO and substrate.
13 Figure 4 shows the corresponding leakage current density-voltage ͑J -V͒ curve for the sample illustrated in Fig. 3 . Compared to SiO 2 with same EOT, 14 the leakage current of HfTaO with 43% Ta film is reduced by two orders of magnitude. As can be seen in the Fig. 4 , the leakage current curve exhibits two distinct regions, which reflect different conduction mechanisms at low and high bias regions. According to the simulation results, the leakage current is dominated by Frenkel-Poole emission at the low electric-field region. At the high electric-field region, it is believed that the leakage current is dominated by Fowler-Nordheim tunneling.
Boron from the p + poly-Si gate electrode may easily diffuse not only through the gate dielectric layer, but also into the channel region during dopant activation annealing. This boron penetration behavior results in interface degradation and flat-band voltage shifts. 15 It can be a critical issue for high-gate dielectrics.
16 Figure 5 shows the monitoring of the flat-band voltage shift as a function of different activation annealing condition in p-type MOS capacitors. The boron penetration-induced flat-band voltage shift in HfO 2 film is significantly suppressed by incorporating Ta. The negligible flat-band voltage shift of HfTaO with 43% Ta film is observed up to 950°C annealing temperature. The excellent boron penetration immunity of 43% Ta HfTaO is due to its amorphous structure which remains after high-temperature annealing in the device fabrication process.
In summary, both n-type and p-type poly-Si gate MOS capacitors with a HfTaO gate dielectric have been investigated. The incorporation of Ta into HfO 2 increases the crystallization temperature of the film up to 1000°C, which can easily withstand the conventional activation annealing at 900-1000°C. Compared to HfO 2 , a significant reduction in low-interfacial layer growth is observed in the 43% Ta HfTaO film due to its amorphous structure which remains after device fabrication. In addition, boron penetration behaviors in HfTaO p-type MOS capacitors are sufficiently suppressed as evidenced by the narrow flat-band voltage shift. Consequently, the thermally stable HfTaO gate dielectric exhibits good compatibility with conventional poly-Si processes.
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